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[57] ABSTRACT 
A new process has been developed to achieve a very low 
SiO)Si interface state density D;,, low recombination veloc-
ity S (<2 emfs), and high effective carrier lifetime Te.ff (>5 
ms) for oxides deposited on silicon substrates at low tem-
perature. The technique involves direct plasma-enhanced 
chemical vapor deposition (PECVD), with appropriate 
growth conditions, followed by a photo-assisted rapid ther-
mal annealing (RTA) process. Approximately 500-A-thick 
SiOx layers are deposited on Si by PECVD at 250° C. with 
0.02 W/cm-2 rf power, then covered with SiN or an evapo-
rated thin aluminum layer, and subjected to a photo-assisted 
anneal in forming gas ambient at 350° C., resulting in an 
interface state density D;, in the range of about 1-4xl010 
cm-2 e v-1 , which sets a record for the lowest interface state 
density Dit for PECVD oxides fabricated to date. Detailed 
analysis shows that the PECVD deposition conditions, 
photo-assisted anneal, forming gas ambient, and the pres-
ence of an aluminum layer on top of the oxides during the 
anneal, all contributed to this low value of interface state 
density Dit. Detailed metal-oxide semiconductor analysis 
and model calculations show that such a low recombination 
velocity S is the result of moderately high positive oxide 
charge (5xl011-lxl012 cm-2) and relativeli low midgap 
interface state density (lxl010-4xl010 cm- ev-1). Photo-
assisted anneal was found to be superior to furnace anneal-
ing, and a forming gas ambient was better than a nitrogen 
ambient for achieving a very low surface recombination 
velocity S. 
28 Claims, 6 Drawing Sheets 
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METHODS FOR PASSIVATING SILICON 
DEVICES AT LOW TEMPERATURE TO 
ACHIEVE LOW INTERFACE STATE 
DENSITY AND LOW RECOMBINATION 
VELOCITY WHILE PRESERVING CARRIER 
LIFETIME 
The U.S. Government has a paid-up license in the 
invention and the right in limited circumstances to require 
the patent owner to license others on reasonable terms as 
provided by the terms of Contract Nos. E21-:H21 and 
E21-H31 awarded by the U.S. Department of Energy. 
FIELD OF THE INVENTION 
2 
over the silicon surface. In a sense, the oxide ties up the 
dangling bonds of the defects. fypically, a very thin 
(approximately 100 A) SiOx layer is used in high-efficiency 
silicon solar cells, metal-oxide semiconductor field-effect 
5 transistors (MOSFET), and advanced bipolar devices. In 
regard to solar cells, see M. A. Green, High Efficiency 
Silicon Solar Cells, Trans. Tech. Aedermannsdorf, 1987, and 
in regard to bipolar devices, see J. Ahn, et al., IEEE Electron 
Device Lett., EDL-13, 186 (1992). However, the techniques 
10 in the industry for forming the SiOx layer on the silicon 
surface generally require undesirable high temperature pro-
cessing steps. The thin SiOx layer is typically formed by 
oxidation at temperatures greater than 700° C. High tem-
15 perature process steps can limit the degree of miniaturization 
and can also degrade the quality of starting material. The present invention relates generally to fabrication and 
passivation of silicon devices, and more particularly, to a 
method for passivating a surface of silicon at low tempera-
ture to achieve both low interface state density D;, and low 
surface recombination velocity S at the surface, while pre- 20 
serving effective carrier lifetime Te.IT' and to a method for 
passivating surface and bulk defects in silicon at low tem-
perature to achieve both low surface recombination velocity 
and high minority carrier lifetime within the internal region 
The deposition of oxides on silicon at low temperature is 
extremely desirable for achieving greater flexibility in a 
process sequence, tight dimensional control, and preserva-
tion of minority carrier lifetime. Low temperature process-
ing becomes increasingly important as the limits of integra-
tion or number of devices on an integrated circuit (IC) chip 
is increased. Low temperature processing is also crucial for 
discrete devices, for instance, solar cells as lower quality 
of the silicon. 
BACKGROUND OF THE INVENTION 
Material defects, such as dangling bonds, can reside on 
the surface or within silicon material. These defects can 
adversely affect operation of a silicon device, such as a 
transistor or solar cell, because electron-hole pairs recom-
bine with the defects and are essentially lost. Accordingly, 
silicon surfaces and bodies are often passivated in order to 
tie up the defects. In this document, "passivation" means the 
process of tying up, eliminating, or. otherwise rendering 
inoperative as to current flow, defects in a material. 
Several different indicia are used in the industry for 
indicating the degree to which a surface or body is charac-
terized by defects. "Interface state density," or "D;,," is 
sometimes utilized by those skilled in the art and is essen-
tially a measure of the number of defects per unit of area. 
Another variable used in the industry is the "recombination 
velocity," or "S,", which is a measure of the rate at which 
electron-hole pairs migrate toward the defects. The recom-
bination velocity S is mathematically proportional to the 
interface state density Dit. In other words, when the recom-
bination velocity S is low, then the interface state density D;, 
is low, and vice versa. Furthermore, the lower the interface 
state density D11 and/or the recombination velocity S of a 
material, the less defects in the material. 
In order to passivate a silicon surface to achieve a low 
interface state density and/or a low recombination velocity, 
an oxide layer of SiOx (x=any number) is sometimes formed 
25 silicon materials are used to reduce cost of photovoltaic 
devices. Moreover, the use of a low temperature deposition 
oxide, such as Si Ox, would be desirable in order to maintain 
device dimensions within tight tolerance and reduce the 
process-induced degradation of bulk lifetime. Unfortunately, 
30 low-temperature processing generally produces low-quality 
oxides with high interface state density Dir and high recom-
bination velocity S. In this regard, see E. H. Nicollian et al., 
MOS (Metal Oxide Semiconductor) Physics and Technol-
35 
ogy, Wiley, N.Y., 1982. 
Thus, there is currently much ongoing research in the 
industry in developing techniques for producing high quality 
oxides at low temperature. Many of these techniques utilize 
plasma-enhanced chemical vapor deposition (PECVD) to 
40 
deposit oxides. Remote PECVD and plasma oxidation has 
recently produced a high quality SiO)Si interface with a 
interface state density D;, of approximately l.7xl010 cm-2 
ev-1, but the direct PECVD process gives Dir values of 
approximately 5x1010 cm-2ev-1• These D;, values are 
45 slightly higher, but nearly comparable, to thermally grown 
oxides at high temperatures. 
Table A, which is set forth hereafter, summarizes some of 
the recent developments relative to PECVD oxides, along 
with the oxide interface formation techniques used to obtain 
50 low Dit at low temperatures. In most prior art techniques 
using low temperature PECVD to deposit oxides, attention 
has been focused on the interface formation technique 
during the oxide growth, rather than on the post-deposition 
treatments. 
TABLE A 
T..,,. Post-Anneal Du 
Ref/Year Interface Fonnation Technique (°C.) Condition (cm-2ev-1) 
1/1988 Remote PECVD in situ hydrogen 300 400° C. in N2 , 3.7 x 1010 
plasma treatment 30 min 
211991 Low rate plasma oxidation 350 2.2 x 1010 
3/1992 Remote PECVD, wet HF etching, 400° C. in 10, Torr. 5 min. 1.7 x 1010 
plasma oxidation 400° C. in N2 , 30 min. 
411986 Direct PECVD, 350 400° C. in fonning gas, 4 x 1010 
slow rate (60 A/min) 30 min 
511991 Direct PECVD, two temperature, 300-350 300° C. in fonning gas, 5.3 x 1010(p) 
5,462,898 
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TABLE A-continued 
Tdcp Post-Anneal 
Ref/Year Interface Formation Technique (°C.) Condition 
in situ H plasma treatment 60 min 4.0 x 1010(n) 
Herman et al., IEEE Electron Devices Lett. 12, 236 (1991). It is also important to recognize that there is a fundamen-
tal difference between deposited oxides and thermally-
grown oxides. In thermally-grown oxides, the SiO)Si inter-
face is formed at the end of the process and is located 
underneath the native oxide. In the case of deposited oxides, 
the deposition takes place on top of the native oxide, and the 
native oxide stays at the interface. Consequently, the inter-
face property of the deposited oxides depends strongly on 
the native oxide. Therefore, the interface formation tech-
nique is more critical for obtaining low interface state 
density Dil in the PECVD oxides. 
10 In this technique, the interface was formed at 300° C. 
Hydrogen plasma treatment was found to be important for 
the low interface state density Dil. The Dil value was 
reported at about 5xl010 cm-2 ev-1• 
Although the prior art techniques are meritorious to an 
15 extent, there is still a significant need in the industry for a 
low temperature technique for passivating silicon so that the 
silicon surface exhibits a lower interface state density D;, 
and a lower surface recombination velocity S than in silicon 
which is passivated utilizing prior art techniques. 
As indicated in Table A, in a known remote PECVD 20 
technique, excited species from a remote oxygen plasma 
interact with silane (SiH4) in the deposition zone to avoid 
ion bombardment damage on the surface. In addition, the 
use of in situ hydrogen plasma treatment to reconstruct the 
silicon surface just prior to the deposition was also believed 25 
to be a key factor in obtaining low interface state density Di, 
of about 3.7x1010 cm-2eV1• 
Low growth rate plasma oxidation of silicon in dilute 
oxygen/helium plasma is another promising technique 
known in the art, as is indicated in Table A. In this technique, 30 
a plasma growth oxide forms a high quality interface below 
the original native oxide, and then the conventional PECVD 
oxide is deposited on top of the native oxide. Thus, the 
interface is dominated by a good quality plasma grown 
oxide rather than the native oxide or the PECVD oxide. A 35 
low interface state density Di, value of about 2.2xl010 ev-1 
cm-2 was reported using this technique in A. A. Bright et al., 
Appl. Phys. Lett. 58, 619 (1991). 
Another known technique utilizes the combination of 
remote PECVD and plasma oxidation technique, along with 40 
wet hydrogen fluoride etching of the native oxide just prior 
to the deposition. This technique can produce a interface 
state density D;, as low as about l.7xl010 ev-1 cm-2, which 
is comparable to oxides prepared by thermal oxidation. In 
this regard, see T. Yasuda et al., Appl. Phys. Lett. 60, 434 45 
(1992). 
Even though the PECVD and plasma oxidation tech-
niques have successfully produced low interface state den-
sities Dit• it still remains difficult to grow such oxides in a 50 
commercial PECVD reactor because very low pressure 
SUMMARY OF TEE INVENTION 
An object of the present invention is to overcome the 
problems and inadequacies in regard to the prior art as noted 
above and as generally known in the industry. 
Another object of the present invention is to provide a 
method for passivating a surface of silicon at low tempera-
ture to achieve both low interface state density Dil and low 
surface recombination velocity S at the surface, while pre-
serving high minority carrier lifetime. 
Another object of the present invention is to provide a 
method for passivating a surface of silicon using low tem-
perature PECVD. 
Another object of the present invention is to provide a 
method for passivating a surface of silicon using low tem-
perature PECVD and oxides SiOx. 
Another object of the present invention is to provide a 
method for reducing the interface state density D;, and the 
recombination velocity S at a SiO)Si interface. 
Another object of the present invention is to provide a low 
temperature surface passivation technique that can also 
passi vate defects in bulk silicon. 
Another object of the present invention is to provide a 
method for reducing leakage current for diffused junctions in 
Si devices. 
The present invention provides methods for passivating 
silicon at the surface and in the bulk region of the silicon. 
The methods can be used to produce, at the surface of silicon 
and at low temperature, high quality oxides and nitrides 
having both low interface state density Dil and low surface 
recombination velocity S, while preserving minority carrier 
lifetime and high recombination lifetime in the bulk. The 
present invention also provides for effective surface passi-
vation of silicon emitters or diffused junctions with low 
leakage current. 
The novel method involves the following steps. Using 
PECVD, a thin silicon oxide layer (SiOx) is deposited or 
( <1 o-s Torr) is required, as is described in G. G. Fountain et 
al., J. Appl. Phys. 63, 4744 (1988) and T. Yasuda et al., Appl. 
Phys. Lett. 60, 434 (1992). Moreover, the growth .rate 
(approximately, 3 Almin) is very slow, as is described in A. 55 A. Bright et al., Appl. Phys. Lett. 58, 619 (1991). On the 
other hand, direct PECVD is more desirable for commercial 
scale reactors because PECVD can work at 0.1-1 Torr 
pressures and the deposition rate is a few hundred angstroms 
per minute. 60 formed over a silicon surface. The silicon may be n-doped 
or p-doped silicon. The SiOx layer is about 10 nm in 
thickness in the preferred embodiment and is deposited at 
about 250° C. The SiOx layer then undergoes a photo-
In J. Batey et al., J. Appl. Phys. 60, 3136 (1986), it was 
first reported that low temperature direct PECVD could 
result in a interface state density Dil in the range of mid 
1010-1011 cm-2ev-1 by using relatively low growth rate of 
60 Almin, rather than the 500 Almin growth rate in con- 65 
ventional PECVD. 
A two-temperature PECVD technique is described in J. S. 
assisted rapid thermal annealing (RTA) process in a forming 
gas at about 300° C. to 350° C. for at least 20 minutes. The 
forming gas preferably has hydrogen (H2 ; source of H+) and 
is provided over the SiOx during the RTA process. The 
5,462,898 
5 
preferred embodiment utilizes a forming gas of 90 percent 
ambient nitrogen (N2) and 10 percent hydrogen (H2). The 
hydrogen further passifies the silicon surface and bulk 
defects within the internal region of the silicon. 
Optionally, the method may be modified to include one or 
more of the following steps. A thin 60 nm SiN layer is 
deposited over the oxide layer SiOx at preferably about 275° 
C., prior to the anneal, in order to further minimize interface 
state density Dit and surface recombination velocity S. A thin 
aluminum layer is deposited over the oxide layer Si Ox via an 
evaporation technique, prior to the anneal, in order to further 
minimize interface state density Dit and surface recombina-
tion velocity S. 
By using the 10 nm SiOx, the present invention gives a 
desirable surface recombination velocity S ofless than about 
2 emfs, an effective lifetime of greater than about 5 ms, and 
a bulk lifetime of greater than about 20 ms maintained for 
high resistivity (>500 ohm-cm) float zone silicon. Moreover, 
very low interface state density D11 in the approximate range 
6 
performed in a short period of time. 
Another advantage of the present invention is that it has 
a low thermal budget. 
Another advantage of the present invention is that it is a 
5 commercially viable process due to its simplicity, safety, and 
requisite operation time. 
Another advantage of the present invention is that a high 
vacuum system is not needed. 
10 Another advantage of the present invention is that a high 
temperature furnace is not needed. 
Other objects, features, and advantages of the present 
invention will become apparent to one with skill in the art 
upon examination of the following drawings and detailed 
15 description. It is intended that all such additional objects, 
features, and advantages, which are not explicitly mentioned 
but are implicit from the discussion in this document, be 
included herein within this disclosure and within the scope 
of the present invention. 
of 1-4xl010cm-2ev-1 for PECVD SiO)Si interface has 20 
been routinely produced on 10 ohm-cm silicon by the 
present invention. The present invention also provides very 
effective emitter surface passivation, low leakage current 
density for phosphorus diffused junction in the approximate 
range of 4-60x10-14A/cm2 , depending on the surface con- 25 
centration, has been achieved. Detailed analysis conducted 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention can be better understood with 
reference to the following drawings. 
FIG. 1 is a schematic diagram of a conventional PECVD 
system; 
FIG. 2A is a graph of measured high frequency (HF) and 
quasi-static (QS) C-V data (C/C0 x versus Vg) on MOS 
capacitors wherein an oxide was formed in forming gas 
ambient without an aluminum layer; 
by the inventors shows that the PECVD deposition condi-
tions, photo-assisted anneal, forming gas ambient, the pres-
ence of an aluminum layer during the anneal, and cleaning 
procedure for silicon wafer and RF chamber, all contribute 30 
to the desirable properties achieved by the present invention. 
FIG. 2B is a graph of measured HF and QS C-V data 
(CIC0 x versus V g) on MOS capacitors wherein an oxide was 
formed in forming gas ambient with an aluminum layer; In addition to achieving the objects set forth previously, 
the present invention has many other advantages, a few of 
which are denoted hereafter. 
An advantage of the present invention is that a SiO)Si 
interface can be produced with an interface state density D;, 
which is two to four times lower than any other SiO)Si 
interface produced using prior art low temperature direct 
PECVD techniques. 
Another advantage of the present invention is that a 
SiO)Si interface can be produced with a recombination 
velocity S of about 1 cm/second, which is very low and 
optimum. 
Another advantage of the present invention is that a 
SiO)Si interface can be produced while preserving high 
minority carrier lifetime in the silicon. 
Another advantage of the present invention is that it can 
be used to passify an emitter so that the emitter saturation 
current J0 is minimized. 
Another advantage of the present invention is that it can 
be applied in solar cells, photoelectronic sensors, MOS 
devices, and junction devices, such as photovoltaic devices 
and larger area power devices. 
Another advantage of the present invention is that both 
surface and bulk defects can be passivated in silicon at low 
temperature to achieve both low interface state density and 
low surface recombination velocity within the internal 
region of the silicon. Thus, if desired, lower cost, low quality 
silicon having numerous defects could be utilized and could 
be processed in accordance with the present invention to 
transform the lower quality silicon to a much higher quality 
material having few defects. 
FIG. 3A is a graph of HF and QS C-V data (CIC0 x versus 
35 V g) for a best MOS capacitor with PECVD oxide; 
40 
FIG. 3B is a graph of the interface state density D11 (D;, 
versus E-Ev) for the best MOS capacitor of FIG. 3A 
showing a minimum interface state density Dit around a 
midgap of l.lxl010 ev-1cm-2 ; 
FIG. 4 is a graph of photoconductive voltage decay 
transients (voltage versus transition time) for silicon samples 
with different treatments: (a) thin PECVD SiOx on Si; (b) 
PECVD SiOx on Si which is annealed in N2 ambient using 
RTA; and (c) PECVD SiOx on Si which is annealed in 
45 forming gas ambient using RTA; 
50 
FIG. 5 is a graph of lff,ff versus 1/L which gives the 
recombination velocity S and the bulk lifetime Tb (intercept 
on Irr.ff axis); 
FIG. 6 is a graph of a calculated positive charge effect 
(effective recombination velocity s.ff versus positive charge 
density) on recombination velocity S by a simplified model 
using uniform distribution of interface states; 
FIG. 7 is a graph of effective lifetime degradation (effec-
55 tive lifetime T,.ff versus time) over a 2 month.period for a 
PECVD SiO)Si layer and a combination of a SiN layer atop 
a PECVD SiO)Si layer; and 
FIG. 8 is a graph of bulk passivation (internal quantum 
efficiency versus wavelength) of the silicon sample during 
60 RTP when a hydrogen source is present in the forming gas. 
DETAILED DESCRIPTION OF TEE 
PREFERRED EMBODIMENTS 
Another advantage of the present. invention is that it is 65 
simple to implement. 
Direct low temperature PECVD in conjunction with a 
subsequent photo-assisted anneal was used to achieve a 
record low interface state density D;, in metal-oxide-semi-
conductor (MOS)( AI/oxide/Si) structures. The PECVD pro-Another advantage of the present invention is that it is 
5,462,898 
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cess and systems for performing the PECVD process are 
well known in the art. However, for the purpose of better 
understanding the present invention, a typical PECVD sys-
tem 11 is illustrated in FIG. 1. As shown in FIG. 1, the 
PECVD system 11 has generally planar opposing electrode 5 
plates 12a, 12b situated within a reactor 13. In the preferred 
embodiment, the reactor 13 is a commercial Plasma-Therm 
700 series reactor. The electrodes 12a, 12b are connected to 
and energized by an alternating current (AC) power source 
14 via respective electrical lines 15a, 15b. Preferably, the IO 
power source 14 is a conventional 13.56 MHz RF power 
source. A substrate 17, preferably a silicon wafer in the 
present invention, is disposed between the electrodes 12a, 
12b, and gases 18 are passed over the substrate 18, as shown. 
Electromagnetic energy (for instance, by RF waves) is 15 
imparted to the gases 18 to thereby inject energy into and 
excite the gases 18. Generally, the gases 18 tend to glow or 
arc as a result of the excitation, and the excited gases 18 are 
referred to as a plasma. The excitation by the electromag-
netic energy causes a reaction(s) between the constituents of 20 
the gases 18 and, consequently, a layer is deposited on the 
substrate 17. PECVD is advantageous because deposition 
can occur at low temperatures. 
25 
EXPERIMENT I 
8 
C-V was measured at 1 MHz and quasistatic (QS) C-V was 
measured by voltage ramp method with a ramp rate of 0.1 
V/s. 
Three sets of samples with identical PECVD deposition, 
but with different post-deposition treatments, were tested to 
evaluate the effect of post-deposition treatments on interface 
state density D;,. The first set of samples, which saw no 
treatment at all after the PECVD deposition, gave interface 
state density Dil values of above 1012 cm-2ev-1 • The second 
set of samples were subjected to a photo-assisted anneal in 
forming gas without the aluminum layer on top of the oxide 
and the aluminum gate electrode with size 0.785 mm2 was 
evaporated after the anneal. FIG. 2A shows typical high-low 
frequency C-V curves for group 2 MOS capacitors which 
gave an average Dit value of 4.0xl011 cm-2 ev-1• The third 
set was subjected to a photo-assisted anneal in forming gas 
after the aluminum electrode was evaporated on top of the 
oxide. Typical high-low frequency curves are shown in FIG. 
2B. The third set gave a typical Dil value of approximately 
3.3xl010 cm-2 ev-1 with the best Dit value of l.lxl010 cm-2 
ev-1 at midgap, which is comparable to the thermal oxides. 
However, the positive charge in these PECVD oxides was of 
the order of 1011 cm-2 , which is much higher than the 
thermal oxides. 
P-type <100> floating zone silicon wafers with approxi-
mately 10 .Q cm resistivity were used in this experiment. The 
front side of the wafers was mechanically polished and the 
back side was chemically etched. Prior to oxide deposition, 
the wafers were cleaned as follows: (a) Ultrasonic degreas-
ing in solvents (TCE, acetone, methanol), followed by 
running de-ionized (DI) water rinse; (b) soak in HF(l): 
H20(10) for 1 min and DI water rinse; (c) boil in HCl(l): 
FIGS. 2A and 2B clearly demonstrate the beneficial effect 
of aluminum during the photo-assisted anneal, because it 
reduces the Dit value by more than one order of magnitude. 
The merit of having an aluminum layer during the annealing 
process has also been reported for thermal oxides. In this 
30 
regard, see E. H. Nicollin et al., MOS Physics and Technol-
ogy, Wiley, N.Y. (1982). It has been suggested that the 
presence of Al helps to generate atomic hydrogen during the 
forming gas anneal, which ties up the dangling bonds and 
reduce Dit. Our results in FIGS. A and 2B show that the 
35 PECVD oxides also respond favorably to the presence of 
aluminum during the anneal. It should be mentioned that 
there is some spread in the Dit values from MOS capacitors 
located on the same wafer. The range of midgap Dil value for 
the samples treated by the photo-assisted anneal with an 
H20 2(l):H20(5) for 8 min followed by DI water rinse; and 
(d) soak in agitated HF(l):HN03(50) for 30 seconds fol-
lowed by DI water rinse. Just before the PECVD deposition 
in the reactor 13 of FIG. 1, the wafers were dipped in 
HF(l):H20(10) for 1 min, rinsed in running DI water for 30 
seconds, and then blown dry with N2 . This step was impor-
tant for obtaining reproducible results and mitigating the 
undesirable effects of the native oxide on the interface. 
Samples were then loaded into the PECVD system 11 of 
FIG. 1 for pump down. The time lag between the drying to 
40 aluminum layer was l-4xl010 cm-2 ev-1• 
45 pump down was typically 1 min. 
The top electrode 12a was maintained at about 80° C. and 
the temperature of the substrate 17 was kept at about 250° 
C. A low power level of 20 W (about 0.02 W/cm2) was used 
to prevent surface damage by ion bombardment. A mixture 50 
of 2% SiH4 and 250 seem for N20 was utilized as the gases 
18 over the substrate 17. The total reactor pressure in reactor 
13 was maintained at 0.3 Torr. Under these conditions the 
growth rate was about 100 A/min. About 500 A PECVD 
Si Ox was deposited on the front side of the wafers followed 55 by thermal evaporation of 2000 A aluminum for the front 
gate electrode and backside contact. 
The samples were then subjected to a photo-assisted 
anneal in a rapid thermal annealing (RTA) system at a 
temperature of about 350° C. in a forming gas ambient for 60 
approximately 20 min. RTA systems are well known in the 
art. The RTA system was heated by tungsten halogen lamps. 
Moreover, all the experiments described in this document 
were conducted in a class 1000 clean room. 
The interface state density D;, of the SiO)Si interface was 65 
determined by conventional high-low frequency capaci-
tance-voltage (C-V) measurements. The high frequency 
FIG. 3A shows the best C-V characteristics measured on 
a MOS capacitor with the PECVD oxide. The near-ideal 
C-V curve endorses the excellent interface quality. The D;, 
spectrum calculated from the high-low frequency curve of 
FIG. 3A is shown in FIG. 3B, which shows a minimum 
interface state density Dil value of l.lxl010 cm-2 ev-1 at the 
midgap. This represents the lowest interface state density Dit 
value achieved to date in the industry for PECVD oxides. 
EXPERIMENT Il 
Samples of the silicon with SiOx layer were subjected to 
conventional furnace anneal at 400° C. in the forming gas 
for 30 min after the PECVD oxide deposition and aluminum 
evaporation as described in Experiment I, which discussion 
is incorporated herein by reference. The D;, value for these 
samples was found to be in the range of 4xl010-1011 ev-1 
cm-2 , with the lowest value of 4.2xl010 ev-1 cm-2 • These 
values are consistent with the results reported in the refer-
ence in the fourth position of Table A. From the comparison 
between the furnace and photo-assisted anneal experiments, 
it is clear that optical effect during the photo-assisted rapid 
thermal anneal process is important. Some investigators 
have attributed the positive effects of photo-annealing to the 
electronic excitations which can promote additional reac-
tions. For example, consider R. Singh, Appl. Phys. Lett., v. 
5,462,898 
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58, p. 1217, (1991). At this time, the exact mechanism 
cannot be explained. 
In addition to the PECVD growth conditions, use of 
photo-assisted anneal, Al layer, forming gas ambient, and 
careful wafer and PECVD chamber cleaning was important 5 
for achieving such low interface state density Dit· It was 
determined that a dirty PECVD reactor 13 (FIG. 1) can 
result in an interface state density Dit greater than 1011 e v-1 
cm-2, with all other conditions being the same. 
In conclusion, Experiments I and II show the importance lO 
of a post-deposition annealing treatment for an oxide depos-
ited using PECVD. It is shown that the combination of 
photo-assisted anneal, forming gas ambient, and the pres-
ence of aluminum layer during the anneal is a very effective 
post-deposition treatment for Si/SiOx interface defect pas- 15 
sivation. Without any post-deposition treatment, PECVD 
oxides gave a D11 value about 1012 cm2 eV1• The photo-
assisted anneal at 350° C. in forming gas reduced the Du 
value to about 1011 cm-2 e v-1• Finally, the photo-assisted 
anneal in forming gas with the Al layer on top of the oxide 20 
gave interface state density Du in the range of about 
1-4xl010 cm-2 ev-1, with the best Di, value of about 
1.lx1010 cm-2 ev-1• This sets a new record in the industry 
for the lowest interface state density Dit in direct PECVD 
oxides fabricated to date. 25 
10 
oxide deposition followed by RTA in forming gas ambient. 
It can be seen from FIG. 4 that the annealed PECVD oxides 
gave a much stronger signal compared to the unannealed 
oxide which has very high recombination velocity S at the 
SiO)Si interface. FIG. 4 demonstrates that the RTA process 
is important for maintaining high effective lifetime, and the 
forming gas produces much better results compared to the 
N2 ambient. The measured effective lifetimes were 5 ms and 
100 µs for the forming gas and N2 ambient, respectively. 
These results suggest that the presence of 10% hydrogen in 
the forming gas plays an important role in improving the 
interface. 
EXPERIMENT IV 
A comparison is also made between the furnace-annealed 
and rapid-thermal-annealed (RTA) samples in forming gas 
ambient. Samples of the silicon with SiOx were subjected to 
furnace annealing and RTA, separately, to analyze the 
effects. The annealing temperatures and time were kept the 
same for both cases. The lifetime dependence on RTA 
temperature was studied in the temperature range of 
300°-450° C. The measured effective lifetimes for furnace 
and rapid-thermal-annealed samples are listed in Table B 
hereafter, which shows that the RTA process results in higher 
effective lifetime than the furnace anneal for the same 
temperature. The furnace anneal temperature had to be 
raised to come close to the RTA results. This suggests that 
the additional optical heating during the RTA process makes 
The method of the present invention also provides for low 
surface recombination velocity S and high effective lifetime 
in silicon, as is described hereafter relative to Experiment 
III. 30 hydrogen passivation of the interface defects more efficient. 
EXPERIMENT ill 
Samples of the silicon with SiOx were subjected to 
conventional furnace anneal at 400° C. in the forming gas 
for 30 min after the PECVD oxide deposition as described 
in Experiment I, which discussion is incorporated herein by 
reference. 
The effective lifetime is sensitive to the annealing tempera-
ture because hydrogenation of the interface defect is closely 
related to the temperature. Table B also indicates that the 
RTA im.nealing temperature of 350° C. is optimum, probably 
35 because annealing at higher temperature results in evolution 
of hydrogen rather than passivation of the interface. 
TABLEB 
For photoconductive voltage decay (PCD) lifetime mea-
surements, first the voltage decay transient V(t) from a PCD 40 
tester was converted to carrier concentration transient and 
then the effective lifetime T.ff at various injection levels is 
determined by the following equation: 
Temperature Effect On teir In Rf A And Furnace Anneal 
Temperature 
(oC.) 
300 
350 
400 
450 
tir after RTA Anneal 
(ms) 
1.1 
5.5 
4.7 
4.1 
'tfl' after furnace anneal 
(ms) 
(1) 45 
1.0 
4.2 
1.6 
where N is the injected carrier concentration. See A. Rohatgi, Z. Chen, P. 
Sana, S. K. Pang, R. S. Ramanacbalam, W. A Doolottle, G. Crotty, and J. 
Salami, Annual Technical Report to National Renewable Energy Labora-
tory, March 1993. For low surface recombination velocity S, the effective 50 
lifetime T,ffi bulk lifetime T"' and surface recombination velocity Sare 
related according to the following equation: 
EXPERIMENT V 
The effect of the oxide on the interface recombination 
velocity S was also explored. Interface recombination veloc-
ity S and true bulk lifetime Tb were determined by measur-
ing T.ff on the annealed oxide wafers with five different 
(2) 
where L is the sample thickness which was varied in the 
range of 5-9 mils in our measurements. 
The interface state density Du and oxide charge density 
were determined by high-frequency and quasistatic C-V 
measurements on metal-oxide semiconductor (MOS) 
capacitors. The measurements were done on identical oxide 
deposited on 0.2 0 cm Si wafers, instead of the 500 0 cm 
or higher samples, because of the difficulty in MOS mea-
surements on the high-resistivity substrates. 
FIG. 4 shows photoconductive voltage decay curves for 
PECVD oxides subjected to different treatments: (a) as-
grown PECVD oxide with no annealing; (b) PECVD oxide 
deposition followed by RTA in N2 ambient; and (c) PECVD 
55 thicknesses L. FIG. 5 shows a typical lff•ff versus 1/L plot 
where the intercept of the straight line corresponds to Tb• and 
the slope gives the S value. Tb and S were 23 ms and 2 cm/s, 
respectively, at an injection level of 5xl014 cm-3 • The S 
value showed an increase from 2 to 30 cm/s when the 
60 injection level was increased from 5xl014 to lx1016 cm-3 • 
It should be recognized that recombination velocity S is a 
strong function of SiO)Si interface state density D;,, posi-
tive charge density in the oxide, carrier injection level, and 
capture cross section for electrons and holes. See T. Wara-
65 bisako et al., Technical Digest of the International, v. 
PVSEC-5, p. 583 (1990); A.G. Aberle et al., J. Appl. Phys., 
v. 71, p. 4422 (1992) and R. B. M. Girisch et al., IEEE Trans. 
5,462,898 
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Electron Devices, ED-35, p. 203 (1988). 
The inventors herein have developed a theoretical model 
to calculate the effect of these parameters on the recombi-
nation velocity S. The low S value .can be either due to 
low-interface state density D;, or high density of positive 5 
charge in the PECVD oxide, or a combination of both. If the 
positive charge density is larger than the interface state 
density D;,, it will cause significant downward bending of 
the energy band, increasing the difference in electron and 
hole concentration in the region near the SiO)Si interface IO 
and resulting in reduced recombination at the interface. High 
and low-frequency C-V measurements on the PECVD 
oxides showed a large flat-band voltage shift with positive 
charge density in the range of 5x1011-lxl012 cm-2 , and 
interface state density D;, in the range of lxl010-5x1010 15 
cm-2 ev-1 at midgap. Since the C-V measurements were 
done on low-resistivity (0.2 Q cm) samples, interface state 
density D;, may be slightly different from that for the 
high-resistivity samples used for S and T measurements by 
PCD measurements. However, the positive charge in oxides 20 
may be virtually the same for both the high and low-
resistivity samples. 
Model calculations in FIG. 6 demonstrate quantitatively 
the relationship between the recombination velocity S and 
positive charge at an injection level of 5x1014 cm-3 , assum- 25 
ing uniform interface state density Dil with electron and hole 
cross sections are assumed of 10-14 and 10-16 cm2 , respec-
tively. See R. B. M. Girisch et al., IEEE Trans. Electron 
Devices, ED-35, 203 (1988). According to FIG. 6, the 
positive charge in the range of 1-5x1011cm-2 can signifi- 30 
cantly reduce the interface recombination velocity S, if the 
interface state density Dil is in the range of 5-10x1010cm-2 • 
Oxide charge is undesirable for integrated-circuit devices 
because it affects the threshold and breakdown voltage, and 35 
the films reported here may not be good enough for com-
plimentary MOS (CMOS) applications. However, for 
devices such as high-efficiency solar cells in which the 
surface recombination is of major concern rather than oxide 
charge, the positive charge of PECVD oxide can indeed be 40 
very helpful in reducing the interface recombination to 
improve device performance. It should be recognized that if 
the PECVD oxides are used in concentrator cells, where the 
injection can exceed 1016 cm-3, the interface recombination 
velocity S can reach as high as 30-60 emfs based on our 45 
experimental measurements. 
EXPERIMENT VI 
The stability of the thin PECVD SiO)Si interface was 50 
investigated because the increase in interface recombination 
velocity S with UV light exposure has been reported for 
high-quality thermal oxides. In this regard, consider P. E. 
Gruenbaum et al., Appl. Phys. Lett. 52, 1407 (1988). Some 
investigators have also shown that the presence of moisture 55 
near the interface increases not only negative charges in 
oxides but also the recombination center density at the 
interface. For example, see E. H. Nicollian, J. Vac. Sci. 
Technol., v. 14, p. 1118 (1977), and E. H. Nicollian et al., 
MOS (Metal Oxide Semiconductor) Physics and Technol- 60 
ogy, Chapter 11, Wiley, N.Y. (1982). Therefore, a protective 
layer on top of the oxide, such as a metal contact in MOS 
devices or antireflection coating in solar cells, can have a 
significant impact on the stability. When the unprotected 
PECVD oxide was exposed to the air for several days the 65 
effective lifetime was found to decrease with time, as shown 
in FIG. 7. The exact reason for this decay is not fully 
12 
understood at this time. However, the role of moisture 
cannot be ruled out, since thinner oxides showed faster 
degradation. It is also important to note that the reduced 
effective lifetime can be fully restored by reannealing the 
oxides. 
An attempt was made to prevent this degradation by 
depositing a PECVD SiN layer on top of the oxide. FIG. 7 
shows the variations in Te.ff with time for a duration of 2 
months, for the unprotected thin SiOx as well as SiN-
protected SiOx. In the case of unprotected SiOx, Te.ff 
decreased from 7 to 3.7 ms in 3 days and to 1.5 ms in 1 
month before stabilizing. In contrast, thin SiOx capped with 
SiN was found to be extremely stable and showed virtually 
no degradation for the period of 2 months. The SiN layer, 
which is known to block the moisture from reaching the 
interface, may therefore contribute to the stability improve-
ment. It is interesting to note that the SiN layer not only 
successfully prevents the degradation but also gives a higher 
effective lifetime(> 10 ms) and very low S (<1 emfs). A large 
amount of hydrogen in the PECVD SiN films, detected by 
Fourier transform infrared (FTIR), along with the additional 
positive charge in the SiN (;;; 1012 cm-2) may be responsible 
for such a low S and high Te.ff· FTIR is described in A 
Rohatgi, Z. Chen, W. A. 20 Doolottle, J. Salami, and P. Sana, 
Final Technical Report to National Renewable Energy Labo-
ratory, March 1992. In addition, the value of the recombi-
nation velocity S in the SiN-capped PECVD oxide only 
went up to 15 emfs at the injection level of 1016 cm-3 • 
In conclusion, Experiments III-VI show that for the first 
time direct PECVD SiOx deposition at 250° C. followed by 
RTA at 350° C. can result in a high effective lifetime (>5 ms) 
and very low recombination velocity S (~2 emfs). Such a 
low temperature process retains the true bulk lifetime which 
was found to be 23 ms after the PECVD and RTA processes. 
MOS measurements coupled with model calculations con-
firmed that the high effective lifetime and low surface 
recombination velocity S results from the combination of 
low-interface state density Dit (approximately 5x1010 cm-2 
eV-1) and relatively high positive charge density (5-lOX 
1011 cm-2) in the PECVD oxide. Some degradation in the 
effective lifetime was observed in the thin PECVD oxides, 
but the PECVD SiN layer cap was found to be very effective 
in preventing this degradation and enhancing Te.ff" The 
annealing studies showed that the forming gas ambient is 
superior to nitrogen, and that the RTA is better than the 
conventional furnace anneal for achieved low interface 
recombination velocity S and high effective lifetime. 
EXPERIMENT VII 
In addition to passivating surface defects, as described 
previously with respect to Experiments I-VI, bulk defects in 
the internal region of the silicon substrate 17 can be passi-
vated at low temperature to achieve both low interface state 
density and low surface recombination velocity S within the 
internal region of the silicon. The bulk defects which can be 
passivated include vacancies, grain boundaries, and dislo-
cations, which terms are well known in the art. Thus, if 
desired, lower cost substandard silicon having numerous 
defects could be utilized and could be processed in accor-
dance with the present invention to transform the substan-
dard silicon to a much higher quality material having few 
defects. 
In order to demonstrate the bulk defect passivation effect 
due to the present invention, internal quantum efficiency 
(IQE) was measured on solar cells. The cells were made on 
5,462,898 
13 14 
10. The method of claim 1, further comprising the step of 
producing an integrated circuit. 
low-cost p-type Edge-defined Film-fed Growth (EFG) sheet 
silicon material. The cells were simple n+pp+ structure, in 
which n+ was formed by phosphorous diffusion on front 
surface, and p + was formed by Al diffusion on back surface 
of wafers. Thin layer PECVD Si02(10 nm, n=l.45) was 
deposited on the front surface. Then PECVD SiN(59 nm, 
n=2.27), and Si02(95 nm, n=l.45) were deposited on the top 
11. The method of claim 6, wherein said forming gas 
comprises about 90 percent nitrogen gas and 10 percent 
5 hydrogen gas. 
of the thin Si02 layer, respectively. The thin SiOilO nm) 
coupled with SiN(59 nm) was used as passivation, and 
Si02(95 nm) was used for antireflection. After PECVD 10 depositions, the solar cells were photo-assisted annealed in 
a lamp-heated rapid thermal process (RTP) system at 350° 
C. in forming gas or in nitrogen ambient for 20 min. The IQE 
measurements were conducted by Optronic 764-428 system. 
A typical IQE of these EFG solar cells is shown in FlG. 8. 
The IQE was measured before the PECVD deposition, after l5 
PECVD deposition, after N2 anneal (N2RTP), and after 
forming gas anneal (FG RTP). The improvement of IQE in 
short wavelength ( <700 nm) due to the PECVD deposition 
and RTP anneal shows the surface passivation effect, while 
the increase of IQE in long wavelength (>800 nm) represents 20 
the bulk defect passivation effect due to the PECVD coating 
and photo-assisted anneal. 
FlG. 8 is a graph of bulk passivation (internal quantum 
efficiency versus wavelength) of the silicon sample during 
RTP when a hydrogen source is present in the forming gas. 25 
This graph shows that defects are tied up in the bulk of the 
silicon. It is believed that during RTP, hydrogen ion H+ 
migrate into the upper surface of the SiOx layer and then into 
the bulk of the silicon to the defects, thereby passivating the 
defects. 30 
12. A method for passivating surface and bulk defects in 
crystalline silicon, comprising the steps of: 
forming an oxide passivating layer over said crystalline 
silicon using a plasma enhanced chemical vapor depo-
sition process; 
lowering an interface state density associated with said 
silicon by heating said passivating layer and said sili-
con with a light radiating source after said plasma 
enhanced chemical vapor deposition process; and 
exposing said passivating layer to a hydrogen-containing 
forming gas while said passi vating layer is being heated 
so that hydrogen migrates to and passivates said surface 
and bulk defects within said silicon. 
13. The method of claim 12, wherein said defects com-
prise dislocations. 
14. The method of claim 12, wherein said defects com-
prise grain boundaries. 
15. The method of claim 12, wherein said defects com-
prise vacancies. 
16. The method of claim 12, wherein said silicon is n-type 
silicon. 
17. The method of claim 12, wherein said silicon is p-type 
silicon. 
18. The method of claim 12, wherein said passivating 
layer is formed below about 250 degrees Celsius. 
19. The method of claim 12, wherein said heating step is 
performed at about 350 degrees Celsius. 
It will be obvious to those skilled in the art that many 
modifications and variations may be made to the experi-
ments and embodiments described above without substan-
tially departing from the principles of the present invention. 
It is intended that all such modifications and variations be 
included herein within the scope of the present invention, as 
set forth in the following claims. 
20. The method of claim 12, wherein said plasma 
enhanced chemical vapor deposition process employs an 
35 electromagnetic plasma excitation signal having a frequency 
of about 13.7 megahertz. 
Wherefore, the following is claimed: 
1. A method for passivating a surface of crystalline 40 
silicon, comprising the steps of: 
forming an oxide layer over said crystalline silicon using 
a plasma enhanced chemical vapor deposition process; 
and 
lowering an interface state density associated with said 45 
silicon by heating said oxide layer and said silicon with 
a light radiating source after said plasma enhanced 
chemical vapor deposition process. 
· 21. The method of claim 12, wherein said plasma 
enhanced chemical vapor deposition process uses a plasma 
containing silane (SiH4) and ammonia (NH3) to produce 
atomic hydrogen during film deposition. 
22. The method of claim 12, wherein said plasma 
enhanced chemical vapor deposition process uses a plasma 
containing silane (SiH4 ) and nitrous oxide (N20) for pro-
ducing atomic hydrogen to passivate defects. 
23. The method of claim 12, further comprising the step 
of producing a solar cell. 
24. The method of claim 12, further comprising the step 
of producing an integrated circuit. 
2. The method of claim 1, wherein said silicon is n-type 
silicon. 
3. The method of claim 1, wherein said silicon is p-type 
silicon. 
25. The method of claim 12, wherein said forming gas 
50 comprises about 90 percent nitrogen gas and 10 percent 
hydrogen gas. 
4. The method of claim l, wherein said oxide layer is 
formed below about 250 degrees Celsius. 
5. The method of claim 1, wherein said heating step is 55 
performed at between 300° and 450° C. 
6. The method of claim 1, wherein said heating step 
includes the step of utilizing a forming gas having hydrogen 
so that hydrogen migrates to and passivates defects within 
said silicon. 
7. The method of claim 1, further comprising the step of 
forming a nitride layer over said oxide layer. 
8. The method of claim l, wherein said plasma enhanced 
·chemical vapor deposition process uses a plasma containing 
60 
silane (SiH4) and nitrous oxide (N20). 65 
9. The method of claim 1, further comprising the step of 
forming an aluminum layer over said oxide layer. 
26. A method for passivating a surface of crystalline 
silicon, comprising the steps of: 
forming an oxide layer over said crystalline silicon using 
a plasma enhanced chemical vapor deposition process; 
and 
heating said oxide layer and said silicon to a temperature 
of about 350° C. with a light radiating source after said 
plasma enhanced chemical vapor deposition process so 
that an interface state density associated with said 
silicon is lowered. 
27. A method for passivating a surface of crystalline 
silicon, comprising the steps of: 
forming an oxide layer over said crystalline silicon using 
a plasma enhanced chemical vapor deposition process; 
and 
5,462,898 
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heating said oxide layer and said silicon to a temperature 
approximately between 300° and 450° C. with a light 
radiating source after said plasma enhanced chemical 
vapor deposition process so that an interface state 
density associated with said silicon is lowered. 5 
28. A method for passivating a surface of crystalline 
silicon, comprising the steps of: 
forming an oxide layer over said crystalline silicon using 
a plasma enhanced chemical vapor deposition process; 
16 
forming an aluminum layer over said oxide layer; and 
achieving an interface state density associated with said 
silicon at least as low as l.lx1010 cm-2 ev-1 by heating 
said oxide layer and said silicon with a light radiating 
source after said plasma enhanced chemical vapor 
deposition process. 
* * * * * 
